

/ 35 years providing complete ASIC & COT Solutions



## Chiplet Era – The Future of Semiconductor Integration

04.12.2025 Pavel Vilks, GM, Head of Engineering




# This is Avnet ASIC

We provide a spec to mass production ASIC solutions

<b>35+</b> Years of Experience	<b>2nm</b> TSMC Projects	Full Turnkey Solutions	
<b>350</b> Successful Projects	TSMC VCA	All Disciplines Under One Roof	


# Evolution of the Semiconductor Integration



<i>Era / Concept</i>	<i>Description</i>
<b>MCM (Multi-Chip Module)</b>	<i>Emerged in the 1980s–90s: multiple <b>bare dies</b> placed on a substrate to work as a system. Focus was on <b>integration density</b> and reducing board area.</i>
<b>SiP (System-in-Package)</b>	<i>Broader and more flexible than MCM — integrates <b>heterogeneous dies</b> (logic, memory, analog, RF, sensors) in one package.</i>
<b>Chiplet Architecture</b>	<i>Takes SiP further by using <b>standardized, modular dies</b> that are <b>designed to interoperate</b> — not just be co-packaged. Chiplets are a <b>design methodology</b>, not just a packaging technique.</i>

# Trends & Projections For Number Of Transistors Inside System

Single die maximum size ~830 mm




# Why Chiplets?

<b>Benefit vs monolithic die</b>	<b>Reasoning</b>
<b><i>Improved yield</i></b>	<i>Smaller chips have fewer defects, improving wafer yield and reducing cost.</i>
<b><i>Heterogeneous integration</i></b>	<i>Combine logic, memory, analog, I/O, or accelerators built on different process nodes.</i>
<b><i>Design reuse</i></b>	<i>The same Chiplet can be reused across multiple products or platforms.</i>
<b><i>Faster time-to-market</i></b>	<i>Teams can work on different Chiplets in parallel and integrate them later.</i>
<b><i>Scalability</i></b>	<i>Enables modular upgrades (e.g., scale CPU/GPU/AI cores or memory bandwidth).</i>


# Challenges Of The Heterogenous Integration

Challenge	Root Cause
Package Warpage	Large interposer or organic substrate area with many dies
Die Shift / Misalignment	Uneven thermal expansion (CTE mismatch), bonding pressure
Stacked Die Hotspots	3D stacking or dense die proximity (logic + memory + accelerator)
Inadequate Heat Dissipation	Lack of direct contact to heat sink (middle layers in 3D)
IR Drop / PDN Collapse	Shared PDN across Chiplets, long redistribution paths, TSV resistance
Uneven Power Delivery	Different Chiplet power profiles, asymmetric loading
Lossy Die-to-Die Interfaces	Long traces, interposer metal losses, dielectric properties
Crosstalk / Skew	Dense bump patterns, insufficient shielding, variation in trace impedance




Cross impact between the factors requires delicate balancing


# What is the right integration approach?



# Interconnect Physical Dimensions



Multi-scale interconnects may co-exist in a package




Source: Xi-Wei Lin et al., IEDM 2021

# Different Connectivity Types

<b>Parameter</b>	<b>Silicon Interposer (2.5D)</b>	<b>RDL Organic Interposer</b>	<b>Hybrid Interposer (Si + RDL)</b>	<b>Laminate Substrate</b>	<b>3D Stacking (Hybrid Bonding)</b>
<b>Bump Pitch (<math>\mu\text{m}</math>)</b>	40–65	40–65	40–65	90–150	1.6–9
<b>I/O Density (IO/mm<sup>2</sup>)</b>	High (500–1000)	High (500–1000)	High (500–1000)	Low (50–200)	Ultra High (>10,000)
<b>Trace Width/Spacing (<math>\mu\text{m}</math>)</b>	0.4–2 / 0.4–2	2–6 / 2–6	0.4–6 / 2–6	8–20 / 8–20	0.5–2 / 0.5–2
<b>Energy per Transmit (<math>\mu\text{J/bit}</math>)</b>	Low (~0.1–0.5)	Medium (~0.5–1.0)	Medium–Low (~0.1–0.8)	Medium–High (1–3)	Very Low (~0.05–0.2)
<b>Relative Cost</b>	High	Medium	Medium–High	Very Low	Extra High

## 2.5 Interposer Evolution



# From Monolithic SoC to Logic-I/O-Memory Chiplet Integration

## Logic Die

*CPU/GPU/AI compute tiles interconnected in a scalable mesh*

## D2D Interface


*High-bandwidth, low-latency links multiplying total compute performance*

## I/O Die

*Bridges external PCIe/Ethernet with internal Chiplet D2D*


## Memory Die

*HBM2/2E/3/3E/CHBM stacks providing ultra-high bandwidth*




# Applications that benefit from high bandwidth Die-2-Die


Very Large AI  
Training SoCs  
Area & power efficiency



100T Switch SoC  
Optical & Electrical  
Edge occupancy




Custom HBM  
Base Die  
Edge BW efficiency



High BW D2D  
over Substrate  
Package cost reduction



# Die-to-Die Interface Selection Considerations



# Interface Protocol Comparison



<i>Protocol</i>	<i>Bandwidth Density</i>	<i>Latency</i>	<i>Power Efficiency</i>	<i>Medium</i>	<i>Protocols Supported</i>
<b>UCle (Universal Chiplet Interconnect Express)</b>	~1–1.3 Tbps/mm (SR mode), up to 5+ Tbps/mm with advanced HB/3D	~2–5 ns	~0.3–0.6 pJ/bit	Silicon interposer, RDL, hybrid-bonding	PCIe, CXL, Streaming/Custom
<b>BoW (Bunch of Wires, ODSA/OCP)</b>	0.5–1.5 Tbps/mm	~3–8 ns	~0.4–1.2 pJ/bit	Organic substrate or RDL	Streaming / custom
<b>OpenHBI (Open High Bandwidth Interface)</b>	1–2 Tbps/mm (HBM-like parallel PHY)	~2–3 ns	~0.3–0.5 pJ/bit	Silicon interposer	HBM-like PHY, high-throughput streaming
<b>Proprietary D2D (NVIDIA, AMD, Apple)</b>	2–6 Tbps/mm (varies, often > UCle 1.0)	~1–3 ns	0.2–0.5 pJ/bit	3D stacking, hybrid bonding, silicon interposer	Custom NoC, coherence, dataflow
<b>UALink (GPU/Accelerator Fabric)</b>	Tens to hundreds of GB/s per link (PCIe/CXL class PHY)	~100–500 ns	Few pJ/bit–tens pJ/bit	PCB, copper cables	Fabric protocol for GPU clusters
<b>Ethernet 224G (future AI clusters)</b>	Multi-Tbps per port	~1000 ns+	High (tens pJ/bit)	PCB/optical	Networking fabric
<b>On-Package Silicon Photonics (PoP optical)</b>	~1–4 Tbps per waveguide	~5–20 ns	0.1–0.3 pJ	Integrated SiPh waveguides	Custom SerDes → optical

# Dominant Die-2-Die is UCIE

Key Parameters	UCle-S (2D)	UCle-A (2.5D)	UCle 3D
Data Rate (GT/s)	4, 8, 12, 16, 24, 32		Up to 4
Width (each cluster)	16	64	80
Bump Pitch ( $\mu\text{m}$ )	100 – 130	25 – 55	1.6-9
Channel Reach (mm)	$\leq 25$	$\leq 2$	3D vertical Hybrid Bonding stacking
BW Density (GB/s/mm <sup>2</sup> )	22 – 125	188 – 1350	4,000 – 300,000 (4TB/s/mm <sup>2</sup> @9 $\mu\text{m}$ , ~12TB/s/mm <sup>2</sup> @5 $\mu\text{m}$ , ~35TB/s/mm <sup>2</sup> )
Power Efficiency Target (pJ/b)	0.5	0.25	<0.05 at 9 $\mu\text{m}$ → 0.01 at 1 $\mu\text{m}$
Latency	< 2ns	<0.5 ns	<0.1ns



# The Next Generation of 3D Silicon Stacking




# TSMC 3DFabric Technology Portfolio




## 3D Si Stacking



## Advanced Packaging



# Addressing Memory BW and Data Movement Power



Integration Enables Higher Bandwidth at Lower Power

	DIMMS	2.5D Micro-bumps (HBM)	3D Hybrid Bond
pj/bit	~12	~3.5	~0.2

# Key Parameters Across Different Memory and Integration Types

Parameter	LPDDR5X on organic substrate	HBM3E on interposer	3D-stacked DRAM on logic (SoIC/Hybrid bonding)
Physical integration	Package on package (PoP) or BGA near SoC	TSV DRAM stack on silicon interposer beside logic die	DRAM die(s) vertically stacked directly on logic die
Typical distance from compute	Few mm to ~1–3 cm routing on PCB/package	Sub-mm vertical + few mm on interposer	Tens of microns (vertical)
Signaling style	Low-power parallel, reduced swing	Very wide, relatively low-swing parallel interface	Short-reach, very low-swing vertical links
Nominal data rate per pin/lane	6.4–10.7 Gb/s per pin	6.4–9.0+ Gb/s per pin	Custom buses; very high effective per-pin rate
Aggregate bandwidth (per device)	50–80 GB/s per 16–32 GB package	0.8–1.3 TB/s per stack	Tens to low hundreds of GB/s per stack (design-dependent)
Latency (relative)	High but better than DDR DIMM	Medium (better than LPDDR/DDR, still off-die)	Lowest (best)
Energy per bit (pJ/bit, order of mag)	~5–10 pJ/bit	~2–4 pJ/bit	~0.5–1.5 pJ/bit
Capacity per device	8–32 GB per package (higher with 3D stacks)	24–36 GB per stack (HBM3E)	Low: typically, 1–8 GB per stack today
Scalability (bandwidth density)	Moderate: narrow bus (64-bit), many channels needed	Excellent: TB/s-class from few stacks	Very high locally; limited total cross-section
Cost per bit	Very good (near DDR5)	Higher than DDR/LPDDR, but good per bandwidth	Very high per bit (custom 3D, low volume)
Integration complexity	Low–medium (mobile packaging)	High (2.5D, TSV, interposer, advanced package)	Very high (3D integration, hybrid bonding, yield compounding)
Main use cases	Mobile SoCs, edge AI, low-power servers	AI training/inference accelerators, high-end GPUs, networking ASICs	On-package cache/near memory, latency-critical accelerators

# Key Presentation Takeaways

- Shift from monolithic dies to heterogeneous Chiplets
- Chiplets enable best-fit integration of logic, I/O, memory, and accelerators
- Advanced 2.5D/3D packaging boosts bandwidth, performance, and scalability
- Multiple Die-to-Die interfaces exist to match different system needs

**and ...  
some exciting news before we finish**

# EnICS – AVNET Innovation Center for Maximum Impact



**Start Operation in April, 2026**

# AIC as a Driver of Innovation in Chiplet and Beyond


Development of a Platform to support next-generation 2.5D/3D integration solutions in TSMC technology

A collaborative environment where Avnet engineers and Bar-Ilan researchers work side by side

Operation as a physical hub within Avnet ASIC's development facility

Combination of Avnet's advanced node and packaging experience with unique academic innovation

Bridging academic innovation to future industry needs



**We Know The Way**  
**We Are AVNET**



Thank you